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[57] ABSTRACT
Apparatus and technique for encoding rate data. The
expected range of the rate data is determined and the
data falling within that range is encoded by conven-
tional digital techniques. If the data falls either below
or above the range, the encoding is stopped and
signals are transmitted indicating that the data is not
within the expected range.
10 Claims, 2 Drawing Figures
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RATE DATA ENCODER BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic drawing of an embodiment of
ORIGIN OF THE INVENTION the invention; and
«• FIG. 2 discloses wave forms for the purpose of
The invention described herein was made by an em-
 describing the operation of the embodiment of the in-
ployee of the United States Government and may be
 vention disclosed in FIG. 1.
manufactured and used by or for The Government for
governmental purposes without the payment of any DETAILED DESCRIPTION OF THE INVENTION
royalties thereon or therefor. ... , .10 Turning now to the embodiment of the invention
BACKGROUND OF THE INVENTION selected for illustration in the drawings the number 11
_. . . , „ , _ ,, . , in FIG. 1 designates the input terminal to which theThe invention relates generally to the field of encod- . . i .• i i c u * •• . u
.-. ,,
 6 J
 .. , . . input electrical pulses f, whose frequency is to be mea-ing and specifically concerns encoding and transmitting , ... _, . . it r j . 'f , . J j j- •. ir sured, are applied. The input pulses >f are applied to a
rate data in a compressed digital form. ,c . ' . .» , .
. . u i • » • * . ' • . time bias generator 12 and to an upper range bound de-In aerospace technology, it is often important to ., e_ , . ... . v , . 6 ,_
.,
 c • . . u j u- tector 13. Each pulse applied to time bias generator 12monitor the rates of many instruments on board vehi- . v , , , „
cles and transmit these back to earth; i.e., frequency, Causes " tO 8e,neratue V°ltag° W3Vue ° W,h°Se fol,lowlng
pulse rate, revolutions per second, events per unit of ed*e occu,rs a 'en8th of tune afte/ <he Pulse «>ual to the
time, etc. Before data is transmitted back to earth, it is 20 reclProcal °f the uPP«r bou,nd of the expected frequen-
put in form of digital words or codes composed of bits c* ranSe of Pulses/- The following edge of voltage wave
in a binary number system. Each bit is then transmitted c turns on a clock 14 whlch generates clock pulses g.
to earth and the word is decoded. The rate is not trans- These clock Pulf s Pass throu8h a clock 6ate 15 until
milted on an analog signal because of the inherent mac- the next P"lse f at which tlme the clock Pulses are
curacy of such transmissions. 25 blocked. The clock pulses h passed through clock gate
Previous art encoding devices receive an analog 1S are counted by accumulator 16. The count on accu-
inpul signal proportional to the rate being monitored mulator 16, which is indicative of the frequency of pul-
and converts this to a digital word composed of binary ses/-ls Passed in Parallel form through oulput logic 19
bits which represent the actual rate. Each of Ihese bits to the Parallel outPut- A pseudo-random noise genera-
is then transmitted to earth. A disadvantage of these 30 tor 18 generates a first and a second signal with each
devices is that when the actual rate is in binary form it bem8 ln Parallel form. Upper range bound detector 13
often contains a large number of bits, and this makes produces a signal whenever a pulse f occurs before the
necessary a compromise between: (a) providing suffi- following edge of voltage wave c. This signal is applied
cient equipmenl and time to encode and transmit so to output logic 19 which applies the first signal from
much information, or (b) reducing the resolution (ac- 35 noise generator 18 to the parallel output indicating that
curacy) of the encoder so that less information need be the frequency of pulses / is above the upper bound of
transmitted. It is therefore Ihe primary purpose of Ihis the expected frequency. Whenever the number of
invention to reduce the size of the digital word that clock Pulses h exceeds the capacity of accumulator 16,
must be transmitted without degrading accuracy.
 4Q the accumulator applies a signal to a lower range bound
detector 17 which produces another signal that is ap-
SUMMARY OF THE INVENTION
 plied to output logic 19. This results in the second
The principle of this invention is that it only encodes s'8nal from the noise generator 18 being applied to the
rate information within the expected range of rate flue- parallel output thereby indicating that the frequency of
tuation and this is all that is transmitted. At the 45 Pulses / has fallen below the lower bound of the ex'
receiver, this rate change information is added to a pected frequency. Hence, the apparatus in FIG. 1
reference rate. For example, suppose it were desired to either encodes the frequency of pulses/ if they have a
monitor the pulse rate of an animal in a spacecraft. The frequency within the expected range or indicates that
pulse rate of this particular animal is known to usually the frequency of pulses / is above or below the ex-
be within the range of 250 - 300 pulses per minute. 50 pected range.
This invention would only measure and encode the rate Time bias generator 12 consists of AND gates 21 and
of over 250 pulses per minute and less than 300 pulses 22, a flip flop 23 and a monostable multivibrator 24.
per minute. After transmission, the encoded rate would The input pulses/that are applied to input terminal 11
simply be added to the reference pulse rate which, in and other waveforms in FIG. 1 are shown in FIG. 2. In
this case, would be either 250 or 300 pulses per minute 55 the waveforms in FIG. 2, the upper level voltages
depending upon whether the encoder is set up to en- represent a binary "0" and the lower level voltages
code negative or positive counts relative to the represent a binary ' 1.'The pulses fare delayed by AND
reference. If the pulse rate of the animal actually falls gates 21 and 22. These delayed pulses are shown as pul-
below 250 or goes above 300, the encoder stops encod- ses/! in FIG. 2. Pulses/, are applied to the trigger input
ing and transmits an alarm signal which indicates of flip flop 23. Flip flop 23 is triggered by the following
whether the pulse rate is above or below the an- edges of pulses/i to produce an output a and its logical
ticipated range. The encoder disclosed in the drawings inverse b shown in FIG. 2. Output a is applied to
only encodes 4 bits of binary information, so where the monostable multivibrator 24 to produce the waveform
range of rate data encoded is 50, as above, the encoder c. Waveform c is applied to clock 14 which generates
can have a resolution of 50 divided by 15 or 3.3 clock pulses only when c is at its lower level. The out-
because numbers higher than 15 cannot be encoded in put of clock 14 is shown as waveform g in FIG. 2. Clock
4 binary bits. gate 15 consists of an inverter 25 and an AND gate 26.
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Waveform c is applied to inverter 25 to produce its log- voltage wave c determines the upper bound of the ex-
ical inverse d which is shown in FIG. 2. Waveforms b pected frequency range. The output c is applied to
and d, and pulses g are applied to AND gate 26 which clock 14 to stop it from generating clock pulses during
passes the pulses g only when both b and d are a binary the time that voltage wave c is at a binary 1. At all other
1. Hence, the output of AND gate 26 is pulses h which 5 times clock 14 is generating pulse at a constant rate,
are shown in FIG. 2. Accumulator 16 consists of flip The voltage wave g in FIG. 2 indicates the output of
flops 27, 28, 29 and 20 connected as shown for the pur- clock 14. Voltage wave c is also applied to an inverter
pose of counting pulses h. The count of these pulses h 25 to form voltage wave d shown in FIG. 2 and to one
appear in parallel form at the lower outputs of the four of the inputs of AND gate 32. Voltage waves b, d and g
flip flops. Lower range bound detector 17 consists of a are applied to AND gate 15 to produce voltage wave h.
flip flop 31 with its trigger input fed by the upper out- Voltage wave h is a series of pulses which are counted
put of flip flop 30. As long as the frequency of pulses/ by accumulator 16. The output of accumulator 16 is
does not fall below the lower bound of the expected applied to AND gates 35, 36, 37 and 38 in parallel
frequency range the upper output of flip flop 31 is a bi- , , form. At the time the voltage wave a goes from a binary
nary ' 1' and the lower output of flip flop 31 is a binary "0" to a binary 1 (caused by the following edge of the
"0." However, when the frequency of pulses / falls next/] pulse triggering flip flop 23) these AND gates
below the lower bound the upper output of flip flop 31 apply the count on the flip flops through the OR gates
becomes a binary "0" and the lower output of flip flop 47-50 to the parallel output. In the example shown in
31 becomes a binary 1' indicating that the frequency of 20 FIG. 2 this count would be 10. Hence, if it were as-
pulses/has fallen below the lower range bound. sumed that the range of the device was 250 to 300 pul-
Upper range bound detector 13 consists of an AND ses per minute then this count of 10 would indicate a
gate 32 and a flip flop 33. The input pulses/and the frequency of 300 minus 10 times 3.3 which is equal to
waveform c are applied to the two inputs of AND gate 267 pulses per minute. If the rate of/ were less than
32. The output of AND gate 32 is connected to the 25 250 cycles per minute then the count on accumulator
reset input of flip flop 33. When flip flop 33 is reset its 16 would exceed 15 which would change the state of
upper output produces a binary "0" and its lower outr flip flop 31 causing the lower output of this flip flop to
put produces a binary ' 1 . 'Waveform a is applied to the go from a binary "0" to a binary 1. This binary 1 is ap-
set input of flip flop 33. Each time waveform a goes plied to AND gates 39-42 to gate the signal at the
from a binary "0" to a binary ' 1' the flip flop is set such 30 lower inputs of flip flops 51-54 through the OR gates to
that its upper output produces a binary ' 1' and its lower the parallel output thereby indicating that the frequen-
output produces a binary "0." Output logic 19 consists cy is below 250 pulses per minute. If the frequency is
of AND gates 34-46 and OR gates 47-50 connected as greater than 300 pulses per minute then the next/pulse
shown. Noise generator 18 consists of flip flops 51-54, is applied to AND gate 32 while the c voltage wave is a
an inverter 55 and a half adder 56 connected as shown. binary 1 thereby resetting flip flop 33 to a condition
The noise indicating that the frequency of pulses / is such that the lower output flip flop 33 is a binary 1.
below the lower bound is generated at the lower out- This binary 1 is applied to AND gates 43-46 gating the
puts of flip flops 51-54 and connected to AND gates signal from the upper outputsof the flip flops 51, 52, 53
39-42. The noise indicating that the frequency of pul-
 4Q and 54 through the OR gates 47, 48, 49 and 50 to the
ses/is above the upper bound is generated at the upper parallel output thereby indicating that the frequency of
outputs of flip flops 51-54 and applied to AND gates 300 pulses per minute is being exceeded.
43-46. Also applied to the inputs of each of the AND The advantage of this invention is that it provides an
gates 39-42 is the lower output of flip flop 31, and also encoding technique for maintaining data accuracy and
applied to the inputs of AND gates 43-46 is the lower 45 reducing the coded word length associated with sam-
output of flip flop 33. The upper outputs of flip flops 31 pled data. This can be used to improve transmission ef-
arid 33 are applied to AND gate 34 whose output is ap- ficiency. In this way, time, bandwidth and power can be
plied to AND gate 35-38. The purpose of AND gate 34 conserved in systems transmitting rate data,
is to assure that the count on accumulator 16 is applied It is to be understood that the form of the invention
to the parallel output only when the frequency of the 50 herewith shown and described is to be taken as a
pulses / is within the expected range. Also applied to preferred embodiment. Various changes may be made
these AND gates are waveform a and the lower outputs in the shape, size and arrangement of parts. For exam-
of the flip flops of accumulator 16. The outputs from pie, equivalent elements may be substituted for those il-
AND gates 35-46 are applied to OR gates 47-50 as lustrated and described herein, parts may be reversed
shown. 5S and certain features of the invention may be utilized in-
In the operation of this invention the first/pulse is dependently of the use of other features, all without de-
delayed by AND gates 21 and 22 to form the first/i parting from the spirit and scope of the invention as
pulse. The following edge of this f, pulse triggers flip defined in the subjoined claims. NAND or other logical
flop 23 to cause its a output to become a binary "0" circuit elements could be used instead of AND logical
and its.i output to become a binary 1. The a output at circuit elements. Other devices such as counters, delay
the time it goes from a binary 1 to a binary "0" is ap- lines, etc., could be used as a delay element in place of
plied to flip flops 27, 28, 29, 30, 31, 33, 51, 52, 53 and the monostable multivibrator. The signals from the
54 to set them such that their upper outputs produce a noise generator 18 could be utilized to adapt the en-
binary 1 and their lower outputs produce a binary "0." coding to accommodate a new encoder range of opera-
The output a of flip flop 23 is also applied to AND gates tion.
35-38 and triggers monostable multivibrator 24 to What is claimed as new and desired to be secured by
cause it to produce voltage wave c. The duration of Letters Patent of the United States is:
3,714,645
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1. Apparatus for receiving rate data in the form of cal pulses falls below the lower bound of said frequency
electrical pulses per unit of time that has an expected range includes a pseudo-random noise generator,
frequency range and for encoding said rate data within means for generating a signal whenever said counting
said range comprising: means exceeds its capacity and means responsive to
means including a monostable multivibrator respon- 5 said signal for gating the output of said noise generator
sive to alternate ones of said electrical pulses for to the output of said apparatus.
generating a voltage wave whose following edge 7- Apparatus according to claim 6 wherein said
occurs a length of time after the pulse equal to the means for generating a signal is a flip flop,
reciprocal of a bound of said frequency range; 8- Apparatus according to claim 2 including a signal
means responsive to the following edge of said volt- 10 generator for producing a first signal and a second
age wave for producing constant frequency clock S18nal' means receiving said electrical pulses and said
_ulses. generated voltage waves for gating said first signal to
means responsive to the next of said electrical pulses the outPut of said apparatus whenever one of said elec-
for stopping the production of said clock pulses; trical Pulses is received before the following edge ofj 15 said voltage wave occurs thereby indicating that the
means for counting the produced clock pulses frequency of the electrical pulses has exceeded said
whereby the number of counted clock pulses is in- uPPer bound; means responsive to a signal from said
dicative of frequency of said electrical pulses, counting means indicating that it has received a
.
 A . ,'. . . . , . .. number of pulses greater than its capacity to count for2. Apparatus according to claim 1 wherein said . ., , . . , ,. ..
, ,. , , , „ ., ,. 20 gating said second signal to the output of said apparatusbound is the upper bound of said frequency range. f, r. . .. .. .r . ...
 c f .. , . . .
, . ,. . . , . .i .. thereby indicating that the frequency of the electrical3. Apparatus according to claim 2 mcludmg means
 lse/has fallen beiow said ^er bound; and means
response to said electrical pulses and said voltage
 for connecti the out t of said counti means to the
wave for indicating when the frequency of said electn-
 t Qf said tus whenever the frequency of
cal pulses exceeds said upper bound.
 2J sajd electrica, pulses ig within said range
4. Apparatus according to claim 3 wherein said
 9 Apparatus according to claim 1 wherein said
means for indicating when the frequency of said electri-
 means for generating a voltage wave comprises a flip
cal pulses exceed said upper bound includes a pseudo- flop connected to receive said electrical pulses with
random noise generator and gating means responsive to one of the outputs from said flip flop connected to the
said electrical pulses and said voltage wave for con-
 30 input of said monostable multivibrator.
necting said pseudo-random noise generator to the out- 10. Apparatus according to claim 9 wherein said
put of said apparatus when said upper bound is ex- means for stopping the production of said clock pulses
ceeded. comprises an AND gate having a first of its inputs con-
5. Apparatus according to claim 2 including means nected to receive said clock pulses, a second of its in-
responsive to said counting means for indicating when 35 Puts connected to an output from said flip flop other
the frequency of said electrical pulses falls below the than said one- and a third of its inputs connected
lower bound of said frequency range. through an inverter to said one of the outputs from said'
6. Apparatus according to claim 5 wherein said flip flop.
means fo r indicating when the frequency o f said electri- * * * * *
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